

() Preliminary Specifications

() Final Specifications

Module	13.3"(13.26") FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B133HAN03.0 (H/W:1A)
Note ()	<i>LED Backlight with driving circuit design</i>

Customer	Date
Checked & Approved by	Date
Note: This Specification is subject to change without notice.	

Approved by	Date
<u>Marcus Yen</u>	<u>11/16/2012</u>
Prepared by	Date
<u>Katrina Chen</u>	<u>11/15/2012</u>
MPBU Marketing Division	
AU Optronics Corporation	

Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings.....	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics.....	13
5.1 TFT LCD Module.....	13
5.2 Backlight Unit	14
6. Signal Interface Characteristic.....	17
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement.....	18
7. Panel Reliability Test	24
7.1 Vibration Test	24
7.2 Shock Test	24
7.3 Reliability Test.....	24
8. Mechanical Characteristics.....	25
8.1 LCM Outline Dimension.....	25
8.1.1 Standard Front View	25
9. Shipping and Package.....	27
9.1 Shipping Label Format.....	27
9.2 Carton Pakage.....	28
9.3 Shipping Package of Palletizing Sequence.....	28
10. Appendix.....	29
10.1 EDID Description.....	29

Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.0 2012/03/27	All	First Edition		
0.1 2012/04/10	28	EDID(B133HAF01.0)	EDID(B133HAN03.0)	
0.2 2012/04/18	5	Weight 222g	Weight 219g	
0.3 2012/05/11	5,6,23,24	Weight 219g Luminance 340 typ / 289 min CR TBD Physical Size Z :2.515 max Color Coordinates TBD	Weight 215g Luminance 350 typ / 300 min CR 800 typ / 600 min Physical Size Z :2.465 max Color Coordinates 1 st update 2D drawing update	
0.4 2012/06/18	23	Reliability Test High temperature storage 70°C Low temperature storage -30°C	Reliability Test High temperature storage 60°C Low temperature storage -20°C	
0.5 2012/07/11	6	Color support 16M 8bit	Color support 262K 6bit	
1.0 2012/08/24	19	LED Power Supply Min 6V	LED Power Supply Min 5.5V	
1.1 2012/9/21	1, 26	H/W code 0A	H/W code 1A (Thinning Source IC for COG mura)	
1.2 2012/10/8	6	Temperature Range Operating	0 to +50	
	12	Storage Temperature -20, +60	Storage Temperature 0, +50	
	23	High Temperature Operation 60°C	High Temperature Operation 50°C	
	23	Low Temperature Operation -20°C	Low Temperature Operation 0°C	

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.

2. General Description

B133HAN03.0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1,920(H) x 1,080(V) screen and 262k colors (RGB 6-bits) with LED backlight driving circuit. All input signals are eDP interface compatible.

B133HAN03.0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit	Specifications		
Screen Diagonal	[mm]	336.71		
Active Area	[mm]	293.472 x 165.078		
Pixels H x V		1,920x3(RGB) x 1,080		
Pixel Pitch	[mm]	0.15285x 0.15285		
Pixel Format		R.G.B. Vertical Stripe		
Display Mode		AHVA, Normally Black		
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m ²]	350 typ. (5 points average) 300 min. (5 points average)		
Luminance Uniformity		1.25 max. (5 points)		
Contrast Ratio		700 typ/ 500 min		
Response Time	[ms]	25 typ / 35 Max		
Nominal Input Voltage VDD	[Volt]	+3.3 typ.		
Power Consumption (Column Inversion)	[Watt]	4.45W max.		
Weight	[Grams]	215g max		
Physical Size	[mm]		Min.	Typ.
		Length	304.4	304.9
		Width	190.0	190.5
		Thickness	-	2.315
Electrical Interface		2 lane eDP		


Glass Thickness	[mm]	0.3
Surface Treatment		Anti-Glare, Hardness 3H
Support Color		262k colors (RGB 6-bits)
Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Note
White Luminance I _{LED} =20mA		5 points average	300	350	-	cd/m ²	1, 4, 5.
Viewing Angle	θ_R θ_L	Horizontal (Right) CR = 10 (Left)	80 80	85 85	- -	degree	4, 9
	Ψ_H Ψ_L	Vertical (Upper) CR = 10 (Lower)	80 80	85 85	- -		
Luminance Uniformity	δ_{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity	δ_{13P}	13 Points	-	-	1.6		2, 3, 4
Contrast Ratio	CR		500	700	-		4, 6
Cross talk	%				4		4, 7
Response Time	T_{RT}	Rising + Falling	-	25	35	msec	4, 8
Color / Chromaticity Coordinates	Red Green Blue White	CIE 1931	0.566	0.596	0.626	4	
			0.316	0.346	0.376		
			0.295	0.325	0.355		
			0.560	0.590	0.620		
			0.123	0.153	0.183		
			0.096	0.126	0.156		
			0.283	0.313	0.343		
			0.299	0.329	0.359		
NTSC	%		-	52	-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


$$\delta_{W5} = \frac{\text{Maximum Brightness of five points}}{\text{Minimum Brightness of five points}}$$

$$\delta_{W13} = \frac{\text{Maximum Brightness of thirteen points}}{\text{Minimum Brightness of thirteen points}}$$

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5 : Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points , $Y_L = [L(1)+L(2)+L(3)+L(4)+L(5)] / 5$

$L(x)$ is corresponding to the luminance of the point X at Figure in Note (1).

Note 6 : Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$


Note 7 : Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m^2)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m^2)


**Note 8:** Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (ϕ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



3. Functional Block Diagram

The following diagram shows the functional block of the 13.3 inches wide Color TFT/LCD 30 Pin one panel Module



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V _{in}	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification



Input power specifications are as follows;

The power specification are measured under 25°C and frame frequency under 60Hz

Symbol	Parameter	Min	Typ	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.2	[Watt]	Note 1
IDD	IDD Current	-	-	364	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDRp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : White Pattern at 3.3V driving voltage. ($P_{max}=V_{3.3} \times I_{white}$)

Note 2 : Measure Condition



Vin rising time

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:


Differential pair VD_+ , VD_-
Which is one Display port
Main link

VCM of Display port
Main link

$$V_{diff_{P-P}} = [(V_{D+}) - (V_{D-})] \times 2$$

$$V_{D+} - V_{D-}$$

0V




Display port main link

		Min	Typ	Max	unit
VCM	RX input DC Common Mode Voltage		0		V
$V_{diff_{P-P}}$	Peak-to-peak Voltage at a receiving Device	100		1320	mV

Follow as VESA display port standard V1.2

Display Port AUX_CH signal:



Display port AUX_CH					
		Min	Typ	Max	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V

Fallow as VESA display port standard V1.2

Display Port VHPD signal:

Display port VHPD					
		Min	Typ	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Fallow as VESA display port standard V1.2

5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Typ	Max	Units	Condition
Backlight Power Consumption	P _{LED}	-	-	3.25	[Watt]	(Ta=25°C), Note 1
LED Life-Time	N/A	15K		-	Hour	(Ta=25°C), Note 2 I _F =20 mA

Note 1: Calculator value for reference $P_{LED} = V_F \times (Normal\ Distribution) * I_F \times (Normal\ Distribution) / Efficiency$

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics


Parameter	Symbol	Min	Typ	Max	Units	Remark
LED Power Supply	V _{LED}	5	12.0	21.0	[Volt]	Define as Connector Interface (Ta=25°C)
LED Enable Input High Level	V _{LED_EN}	2.5	-	5.5	[Volt]	
LED Enable Input Low Level		-	-	0.5	[Volt]	
PWM Logic Input High Level	V _{PWM_EN}	2.5	-	5.5	[Volt]	Define as Connector Interface (Ta=25°C)
PWM Logic Input Low Level		-	-	0.5	[Volt]	
PWM Input Frequency	F _{PWM}	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5	--	100	%	

Note1: Recommend system pull up/down resistor no bigger than 10kohm

6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.


These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or Compatible
Type / Part Number	I-PEX 20455-030E-12 or Compatible
Mating Housing/Part Number	I-PEX 20453-030T-11 or Compatible

6.3.2 Pin Assignment

PIN#	Signal Name	Description
1	NC-RESERVED	Reserved for LCD manufacturer's use
2	H_GND	High Speed Ground
3	Lane1_N	Complement Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Complement Signal Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Channel.
10	AUX_CH_N	Comp Signal Auxiliary Channel.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test or NC	LCD Panel Self Test Enable
15	LCD_GND	LCD logic and driver ground
16	LCD_GND	LCD logic and driver ground
17	HPD	HPD signal pin
18	BL_GND	Backlight ground
19	BL_GND	Backlight ground
20	BL_GND	Backlight ground
21	BL_GND	Backlight ground
22	BL_ENABLE or NC	Bright On/Off(Optional)
23	BL_PWM_DIM	System PWM signal input for dimming(Optional)
24	NC-RESERVED	Reserved for LCD manufacturer's use
25	NC-RESERVED	Reserved for LCD manufacturer's use


26	BL_PWR	Backlight power
27	BL_PWR	Backlight power
28	BL_PWR	Backlight power
29	BL_PWR	Backlight power
30	NC-RESERVED	Reserved for LCD manufacture's use



Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off.

Internal circuit of **eDP inputs** are as following.



Note1: Input signals shall be low or High-impedance state when VDD is off. 6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parameter	Symbol	Min.	Typ.	Max.	Unit
Frame Rate	-	-	60	-	Hz
Clock frequency	$1 / T_{Clock}$	66.6	72	80	MHz
Vertical Section	Period	T_V	1100	1130	$1080+A$
	Active	T_{VD}	1080		
	Blanking	T_{VB}	20	50	A
Horizontal Section	Period	T_H	1010	1050	$960+B$
	Active	T_{HD}	960		
	Blanking	T_{HB}	50	90	B


Note 1 : The above is as optimized setting

Note 2 : The maximum clock frequency = $(960+B) * (1080+A) * 60 < 80\text{MHz}$

Note 3 : Clock frequency number is for reference, real setting value refer to EDID


6.4 Power ON/OFF Sequence

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only

Display Port panel power sequence timing parameter:

Timing parameter	Description	Reqd. by	Limits			Notes
			Min.	Typ.	Max.	
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
T2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
T3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
T5	link training duration	source				dependant on source link to read training protocol.
T6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
T8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
T9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 90% to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:


-upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.


Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

Display Port panel B/L power sequence timing parameter:



Note : When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	-
T16	10	-
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	-

Seamless change: $T19/T20 = 5 \times T_{PWM}$ *

* $T_{PWM} = 1/\text{PWM Frequency}$

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 1.5 G
- Frequency: 10 - 500Hz Random
- Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 220 G , Half sine wave
- Active time: 2 ms
- Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ± 8 KV Air : ± 15 KV	Note 1

Note1: According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. No data lost


- . Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%


8. Mechanical Characteristics

8.1 LCM Outline Dimension

8.1.1 Standard Front View




8.1.2 Rear View




9. Shipping and Package


9.1 Shipping Label Format



9.2 Carton Pakage



9.3 Shipping Package of Palletizing Sequence



10. Appendix

10.1 EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	2D	00101101	45	
0B	hex, LSB first	30	00110000	48	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	16	00010110	22	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	1E	00011110	30	
16	Max V image size (rounded to cm)	11	00010001	17	
17	Display Gamma (=gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	C8	11001000	200	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	95	10010101	149	
1B	Red x (Upper 8 bits)	9E	10011110	158	
1C	Red y/ highER 8 bits	57	01010111	87	
1D	Green x	54	01010100	84	
1E	Green y	92	10010010	146	
1F	Blue x	26	00100110	38	
20	Blue y	0F	00001111	15	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	
28	Standard timing #2	01	00000001	1	
29		01	00000001	1	
2A	Standard timing #3	01	00000001	1	
2B		01	00000001	1	

2C	Standard timing #4	01	00000001	1	
2D		01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F		01	00000001	1	
30	Standard timing #6	01	00000001	1	
31		01	00000001	1	
32	Standard timing #7	01	00000001	1	
33		01	00000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	C4	11000100	196	
37	Pixel Clock/10000 USB	36	00110110	54	
38	Horz active Lower 8bits	80	10000000	128	
39	Horz blanking Lower 8bits	B8	10111000	184	
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3B	Vertical Active Lower 8bits	38	00111000	56	
3C	Vertical Blanking Lower 8bits	1E	00011110	30	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64	
3E	HorzSync. Offset	10	00010000	16	
3F	HorzSync.Width	10	00010000	16	
40	VertSync.Offset : VertSync.Width	3E	00111110	62	
41	Horz&Vert Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	28	00101000	40	
43	Vertical Image Size Lower 8bits	A6	10100110	166	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border <i>(zero for internal LCD)</i>	00	00000000	0	
46	Vertical Border <i>(zero for internal LCD)</i>	00	00000000	0	
47	Signal <i>(non-intr, norm, no stero, sep sync, neg pol)</i>	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4A		00	00000000	0	
4B		0F	00001111	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	
50		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	
58		00	00000000	0	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	

5D		FE	1111110	254	
5E		00	0000000	0	
5F	Manufacture	41	01000001	65	A
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	O
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	1111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	B
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	33	00110011	51	3
74	Manufacture P/N	33	00110011	51	3
75	Manufacture P/N	48	01001000	72	H
76	Manufacture P/N	41	01000001	65	A
77	Manufacture P/N	4E	01001110	78	N
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	33	00110011	51	3
7A	Manufacture P/N	2E	00101110	46	.
7B	Manufacture P/N	30	00110000	48	0
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	19	00011001	25	